Skip to content
View CrazyQingtong's full-sized avatar

Block or report CrazyQingtong

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. github-slideshow github-slideshow Public

    A robot powered training repository 🤖

    HTML

  2. tiny-gpu tiny-gpu Public

    Forked from adam-maj/tiny-gpu

    A minimal GPU design in Verilog to learn how GPUs work from the ground up

    SystemVerilog

  3. vtr-verilog-to-routing vtr-verilog-to-routing Public

    Forked from verilog-to-routing/vtr-verilog-to-routing

    Verilog to Routing -- Open Source CAD Flow for FPGA Research

    C++

  4. SpinalHDL SpinalHDL Public

    Forked from SpinalHDL/SpinalHDL

    Scala based HDL

    Scala

  5. zipcpu zipcpu Public

    Forked from ZipCPU/zipcpu

    A small, light weight, RISC CPU soft core

    Verilog

  6. Verilog-Gadget Verilog-Gadget Public

    Forked from poucotm/Verilog-Gadget

    🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.

    Python